In the Claims

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims

- 1. (Previously presented) A semiconductor device, comprising:
- a semiconductor substrate;
- a first metal layer formed overlying the semiconductor substrate;
- an etch stop layer formed overlying the first metal layer and the semiconductor substrate;
- a dielectric layer formed overlying the etch stop layer; and
- a second metal layer penetrating the dielectric layer and the etch stop layer and electrically connected to the first metal layer;
 - wherein, the etch stop layer has a dielectric constant smaller than 3.5;
 - wherein, the dielectric layer has a dielectric constant smaller than 3.0;
- wherein the dielectric layer has a tensile stress approximating to the compressive stress of the etch stop layer.
- $\label{eq:continuous} 2.\ (Original) \quad \mbox{The semiconductor device of claim 1, wherein the etch stop layer has a} $$ compressive stress of $0\sim1x10^9$ dynes/cm$^2.$
 - 3. (Cancelled)

- (Original) The semiconductor device of claim 1, wherein the dielectric layer has a film hardness greater than 0.2GPa and an elastic modulus greater than 5GPa.
- 5. (Original) The semiconductor device of claim 1, wherein the etch stop layer is an oxygen-doped silicon carbide (SiOC) layer, and the dielectric layer is a porous organo-silicate glass (OSG) layer.
- (Original) The semiconductor device of claim 1, wherein each of the first metal layer and the second metal layer is a copper layer.

7. (Canceled)

- 8. (Original) The semiconductor device of claim 7, wherein a first etching selectivity S_1 of the first etch stop layer to the dielectric layer, and a second etching selectivity S_2 of the second etch stop layer to the dielectric layer satisfy the formula: $S_1 \neq S_2$.
- Original) The semiconductor device of claim 8, wherein S₁ and S₂ satisfy the formula: 0<S₁<S₂.
- 10. (Original) The semiconductor device of claim 7, wherein a first thickness T_1 of the first etch stop layer and a second thickness T_2 of the second etch stop layer satisfy the formula: $T_2 \le (T_1 + T_2)/3$.

- (Original) The semiconductor device of claim 7, wherein the etch stop layer is a SiCO-based composite deposition.
- 12. (Previously presented) The semiconductor device of claim 11, wherein the first etch stop layer is a SiO film and the second etch stop layer is a SiC film.
- 13. (Original) The semiconductor device of claim 7, wherein each of the first etch stop layer and the second etch stop layer is SiCN, SiCO, SiN, SiON, SiC, or SiO, or a combination thereof.
 - 14. (Previously presented) A copper damascene structure, comprising:
 - a semiconductor substrate;
 - a first copper layer formed overlying the semiconductor substrate;
- an etch stop layer formed overlying the first copper layer and the semiconductor substrate;
- a dielectric layer formed overlying the etch stop layer, in which a damascene opening is formed to penetrate the dielectric layer and the etch stop layer to expose the first copper layer; and
- a second copper layer formed in the damascene opening and electrically connected to the first copper layer;
 - wherein, the etch stop layer has a dielectric constant smaller than 3.5;
 - wherein, the dielectric layer has a dielectric constant smaller than 3.0; and

wherein the dielectric layer has a tensile stress approximating to the compressive stress of the etch stop layer.

15. (Original) The copper damascene structure of claim 14, wherein the etch stop layer has a dielectric constant of 1.0~3.5, and the dielectric layer has a dielectric constant of 1.0~3.0.

16. (Original) The copper damascene structure of claim 14, wherein the etch stop layer has a compressive stress of 0~1x10⁹ dynes/cm².

17. (Cancelled)

18. (Original) The copper damascene structure of claim 14, wherein the dielectric layer has a film hardness greater than 0.2GPa and an elastic modulus greater than 5GPa.

19. (Original) The copper damascene structure of claim 14, wherein the etch stop layer is an oxygen-doped silicon carbide (SiOC) layer, and the dielectric layer is a porous organo-silicate glass (OSG) layer.

20. (Original) The copper damascene structure of claim 14, wherein the second copper layer is a copper single damascene structure or a copper dual damascene structure.

- 21. (Original) The copper damascene structure of claim 14, wherein the etch stop layer is a composite film comprising a first etch stop layer and a second etch stop layer, in which the first etch stop layer is formed overlying the second etch stop layer.
- 22. (Original) The copper damascene structure of claim 21, wherein a first etching selectivity S_1 of the first etch stop layer to the dielectric layer, and a second etching selectivity S_2 of the second etch stop layer to the dielectric layer, satisfy the formula: $S_1 \neq S_2$.
- 23. (Original) The copper damascene structure of claim 22, wherein at least one of S_1 and S_2 is larger than zero.
- 24. (Original) The copper damascene structure of claim 22, wherein S_1 and S_2 satisfy the formula: $0 < S_1 < S_2$.
- 25. (Original) The copper damascene structure of claim 21, wherein a first thickness T_1 of the first etch stop layer and a second thickness T_2 of the second etch stop layer satisfy the formula: $T_2 < (T_1 + T_2)/3$.
- 26. (Original) The copper damascene structure of claim 21, wherein the etch stop layer is a SiCO-based composite deposition.
- 27. (Previously presented) The copper damascene structure of claim 26, wherein the first etch stop layer is a SiO film, and the second etch stop layer is a SiC film.

- 28. (Original) The copper damascene structure of claim 21, wherein each of the first etch stop layer and the second etch stop layer is SiCN, SiCO, SiN, SiON, SiC, or SiO, or a combination thereof
 - (Original) A fabrication method for a semiconductor device, comprising the steps of: providing a semiconductor substrate having a first metal layer,

forming an etch stop layer overlying the first metal layer and the semiconductor substrate, wherein the etch stop layer has a dielectric constant smaller than 3.5;

forming a dielectric layer overlying the etch stop layer, wherein the dielectric layer has a dielectric constant smaller than 3.0;

forming an opening which penetrates the dielectric layer and the etch stop layer and exposes the first metal layer; and

forming a second metal layer in the opening, in which the second metal layer is electrically connected to the first metal layer.

- 30. (Previously presented) The fabrication method for a semiconductor device of claim 29, wherein the etch stop layer has a compressive stress of $0\sim1\times10^9$ dynes/cm².
- 31. (Original) The fabrication method for a semiconductor device of claim 29, wherein the dielectric layer has a film hardness greater than 0.2GPa and an elastic modulus greater than 5GPa.

- 32. (Original) The fabrication method for a semiconductor device of claim 29, wherein the etch stop layer is an oxygen-doped silicon carbide (SiOC) layer, and the dielectric layer is a porous organo-silicate glass (OSG) layer.
- 33. (Original) The fabrication method for a semiconductor device of claim 29, wherein the opening filled with the second metal layer is a copper damascene structure.
- 34. (Original) The fabrication method for a semiconductor device of claim 29, wherein the etch stop layer is a composite film comprising a first etch stop layer and a second etch stop layer, in which the first etch stop layer is formed overlying the second etch stop layer.
- 35. (Original) The fabrication method for a semiconductor device of claim 34, wherein a first etching selectivity S_1 of the first etch stop layer to the dielectric layer, and a second etching selectivity S_2 of the second etch stop layer to the dielectric layer satisfy the formula: $S_1 \neq S_2$.
- $36. \mbox{ (Original) The fabrication method for a semiconductor device of claim 35, wherein S_1 and S_2 satisfy the formula: $0 < S_1 < S_2$.} \label{eq:semiconductor}$
- 37. (Original) The fabrication method for a semiconductor device of claim 34, wherein a first thickness T_1 of the first etch stop layer and a second thickness T_2 of the second etch stop layer satisfy the formula: $T_2 \le (T_1 + T_2)/3$.

- 38. (Original) The fabrication method for a semiconductor device of claim 34, wherein the etch stop layer is a SiCO-based composite deposition.
- 39. (Previously presented) The fabrication method for a semiconductor device of claim 38, wherein the first etch stop layer is a SiO film, and the second etch stop layer is a SiC film
- 40. (Original) The fabrication method for a semiconductor device of claim 34, wherein each of the first etch stop layer and the second etch stop layer is SiCN, SiCO, SiN, SiON, SiC, or SiO, or a combination thereof.
- 41. (Previously presented) The fabrication method for a semiconductor device of claim 29, wherein the etch stop layer is a SiOC layer, and forming the etch stop layer is by a plasma enhanced chemical vapor deposition having:

SiH-(CH₃)₃ with a flow rate of 50~300 sccm;

CO2 with a flow rate of 300~500 sccm;

a process temperature of 350~400°C;

a process pressure of 8~10 Torr;

a high-frequency (HF) RF power of 300~500W; and

a low-frequency (LF) RF power of 60~200W.

- 42. (New) A semiconductor device, comprising:
- a semiconductor substrate:

- a first metal layer formed overlying the semiconductor substrate;
- a composite etch stop layer, comprising a first etch stop layer overlying a second etch stop layer, formed overlying the first metal layer and the semiconductor substrate;
 - a dielectric layer formed overlying the etch stop layer; and
- a second metal layer penetrating the dielectric layer and the etch stop layer and electrically connected to the first metal layer.

wherein, the etch stop layer has a dielectric constant smaller than 3.5;

wherein, the dielectric layer has a dielectric constant smaller than 3.0;

wherein the dielectric layer has a tensile stress approximating to the compressive stress of the etch stop layer;

wherein the first etch stop layer is a SiCO film, and the second etch stop layer is a SiN film

- 43. (New) The semiconductor device of claim 42, wherein the etch stop layer has a compressive stress of 0~1x10° dynes/cm².
- 44. (New) The semiconductor device of claim 42, wherein the dielectric layer has a film hardness greater than 0.2GPa and an elastic modulus greater than 5GPa.
- 45. (New) The semiconductor device of claim 42, wherein a first etching selectivity S_1 of the first etch stop layer to the dielectric layer, and a second etching selectivity S_2 of the second etch stop layer to the dielectric layer satisfy the formula: $S_1 S_2$.

- 46. (New) The semiconductor device of claim 45, wherein S₁ and S₂ satisfy the formula: 0<S₁<S₂.
- 47. (New) The semiconductor device of claim 42, wherein a first thickness T_1 of the first etch stop layer and a second thickness T_2 of the second etch stop layer satisfy the formula: $T_2 < (T_1 + T_2)/3$.
 - 48. (New) A semiconductor device, comprising:
 - a semiconductor substrate;
 - a first metal layer formed overlying the semiconductor substrate;
- a composite etch stop layer, comprising a first etch stop layer overlying a second etch stop layer, formed overlying the first metal layer and the semiconductor substrate:
 - a dielectric layer formed overlying the etch stop layer; and
- a second metal layer penetrating the dielectric layer and the etch stop layer and electrically connected to the first metal layer;

wherein, the etch stop layer has a dielectric constant smaller than 3.5;

wherein, the dielectric layer has a dielectric constant smaller than 3.0;

wherein the dielectric layer has a tensile stress approximating to the compressive stress of the etch stop layer;

wherein the first etch stop layer is a SiCO film, and the second etch stop layer is a SiCO film;

wherein a first etching selectivity S_1 of the first etch stop layer to the dielectric layer, and a second etching selectivity S_2 of the second etch stop layer to the dielectric layer satisfy the formula: $S_1 \star S_2$.

- 49. (New) The semiconductor device of claim 48, wherein the etch stop layer has a compressive stress of $0\sim1\times10^9$ dynes/cm².
- 50. (New) The semiconductor device of claim 48, wherein the dielectric layer has a film hardness greater than 0.2GPa and an elastic modulus greater than 5GPa.
- $51. \ (\text{New}) \qquad \text{The semiconductor device of claim 48, wherein S_1 and S_2 satisfy the} \\ \text{formula: } 0 < S_1 < S_2.$
- 52. (New) The semiconductor device of claim 48, wherein a first thickness T_1 of the first etch stop layer and a second thickness T_2 of the second etch stop layer satisfy the formula: $T_2 < (T_1 + T_2)/3$.